Execution Based Evaluation of Multistage Interconnection Networks for Cache-Coherent Multiprocessors

نویسندگان

  • Akhilesh Kumar
  • Laxmi N. Bhuyan
  • Ravi Iyer
چکیده

In this paper, performance of multistage interconnection network with wormhole routing and packet switching has been evaluated for cache-coherent shared-memory multiprocessors. The traac in cache-coherent systems is characterized by traac bursts, one-to-many and many-to-one traac, and small xed length messages. The evaluation is based on execution-driven simulation using various applications. The comparison of execution time between a packet-switched and a wormhole-routed network shows that the wormhole-routed network provides signiicant advantage. We also evaluate wormhole networks for variable number of virtual channels and it buuers per channel.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Analysis of Interconnection Networks for Cache Coherent Multiprocessors with Scientific Applications

Interconnection networks, such as, shared bus and multistage interconnection networks (MINs) are very suitable for the design of shared memory multiprocessors. The existing analytical models of these networks are based on unrealistic synthetic workload for simplicity of the analyses. Also, they consider the networks in isolation without incorporating other architectural details of a multiproces...

متن کامل

Impact of Switch Design on the Application Performance of Cache-Coherent Multiprocessors

In this paper, the effect of switch design on the application performance of cache-coherent non-uniform memory access (CC-NUMA) multiprocessors is studied in detail. Wormhole routing and cut-through switching are evaluated for these shared-memory multiprocessors that employ multistage interconnection network (MIN) and full map directory-based cache coherence protocol. The switch design also con...

متن کامل

Execution Based Evaluation of MINs for Cache-Coherent Multiprocessors

In this paper, performance of multistage interconnection network with wormhole routing and packet switching has been evaluated for cache-coherent shared-memory multiproces-sors. The evaluation is based on execution-driven simulation using various applications. The traac in cache-coherent systems is very diierent from the traac in message-passing environment and is characterized by traac bursts,...

متن کامل

The MINC (Multistage Interconnection Network with Cache Control Mechanism) Chip

Although bus connected multiprocessors have been widely used as high-end workstations or servers, the number of connected processors is strictly limited by the maximum bandwidth of the shared bus. Instead of them, a switch connected multiprocessor which uses a crossbar or Multistage Interconnection Networks(MINs) for connecting processors and memory modules is a hopeful candidate. However, in s...

متن کامل

The MINC chip: Multistage Interconnection Network with Cache control mechanism chip

The Multistage Interconnection Network with Cache control mechanism (MINC) is a hardware mechanism to control the cache coherent in a switchconnected multiprocessors using a crossbar or Multistage Interconnection Network(MIN). In the MINC, the directory is located on the shared memory module, and the Reduced Hierarchical Bit-map Directory schemes(RHBDs) are used to reduce the directory. In orde...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2007